Assemblies produced by 3D Integration, whether fabricated at die or wafer level, involve a large number of post fab processing steps. Performing the prove-in of these operations on high value product has many limitations. This work uses simple surrogate process characterization vehicles, which workaround limitations of cost, timeliness of piecparts, ability to consider multiple processing options, and insufficient volumes for adequately exercising flows to collect specific process data for characterization.
Surrogate Solution
These constrains suggest the need for a surrogate solution. That is, the use of a simple, low cost, but suitable, surrogate for the production hardware, a so called process characterization vehicle. The surrogate captures the essence of the production flow and product characteristics while also embodying characteristics desirable for process development. A suitable surrogate based on the stated needs of process development should …  Be available in a timely fashion to enable process development prior to product design completion.  Be representative of the product hardware at least in physical terms of dimensions, materials, handling characteristics, etc.  Exercise all process tooling and fixturing.  Support collection of data and metrics for characterizing the process.  Be producible in sufficient volume to support statistical data collection and analysis.  Allow for or enable variations of the processes to assess process edges or boundaries.  Include distinct features to evaluate independent root failure mechanisms by simple diagnostic techniques.  Low cost.  Off good fidelity in exercising all processing steps, including cleaning and other piecepart preparations as well as each assembly operation.
Process Test Structures
Long term work with process characterization vehicles for wafer level reliability of internal CMOS process development has lead to the evolution of a number of useful test structures designed for extracting process related data. [1] A number of these prove useful for 3D too. Figure 1 - Figure 4 show simplified cartoons of the test structures described below.
Kelvin Via Contacts
Kelvin contact structures support 4-point or Kelvin measurements of layer-to-layer interconnects. This enables a high accuracy force/sense measurement of the low resistance values typical of a single via. We often implement Kelvin contacts of various sizes to assess via process margins.
Via Serpentine Daisy Chains
Via serpentine structures or "serps" consist of very long chains of serially connected vias, typically 10's of thousands. To effectively utilize area the chains usually serpentine back and forth and thus are so named. They provide useful statistics for via yield since any single via failure results in an open circuit measurement. Daisy chains incorporate Kelvin end connections in order to make high accuracy measurements. By making multiple structures with variable number of vias or interconnect metal, accurate measurements can be used to separate various contributions to the total resistance.
Metal Finger Combs
Finger combs consist of a pair of large arrays of interdigitated metal lines. In normal operation, measuring across the pair or arrays yields a high-impedance or open circuit. Surface contamination however may create a surface leakage lowering the effective impedance. This makes comb structures useful for determining the effectiveness of cleaning processes. Combs also effectively catch pattern defects that lead to bridging between minimally spaced lines.
Serpentine Combs
Serpentine combs, serp combs for short, simply represent a more efficient combination of serpentine daisy chains and comb structures. Interleaving two daisy chains yield more interconnects than the equivalent area of individual structures. Each daisy chain can be individually tested for continuity. Additionally, open circuit comb testing can be made between the two chains.
Because of the more efficient nature of serp combs there use has generally superseded the use of standalone serpentine and comb structures in all of our vehicles.
Heaters
Simple as they are heaters prove effective test elements. When implemented in multiple distributed segments, they can provide local gradient heating or global heating or both. The heating can emulate expected assembly power dissipation or be used to characterize effective package thermal resistances.
Metal heaters can be used in reverse to measure temperature as well since the metal exhibits a temperature coefficient of resistivity. The resistivity versus temperature can usually be characterized before or after testing. As sensors, heaters can be used to quantify process temperature excursions in some cases too. Because of the relatively small temperature coefficient of the metal it is important to construct heaters with 4-point endpoints for high accuracy measurements when utilized as sensors.
Merged Elements
Similar to the merging daisy chains and combs into serp combs, one can integrate other combinations for unique test cases.
For example, daisy chains and heaters can be merged to create via electromigration structures. Metal heaters generally have low impedance given the low sheet resistivity of the metal and therefore must be driven at rather high currents to dissipate appropriate power levels. Integrating via chains into the heater results in simultaneously stressing the via current density under thermal load.
3D Extension of Test Structures
Extending these structures to 3D is generally straightforward. Via chains incorporate layer-to-layer interconnect vias instead of inter-level vias from one metal layer to another in backend wafer processing.
But 3D integration imposes a few unique issues. Via Kelvin structures and serp combs pose a particular problem.
When implemented across the 3D interface wafer-to-wafer or die-to-die these structures are incomplete with respect to each half. They are only completed after final bonding. To facilitate testing and assess pre-assembly yield our structures incorporate a temporary test pad metal. The layer implements temporary bond pads for probe testing. In addition the layer can be used to make temporary interconnect simulating the bonding process. After test, the test pad metal is removed before proceeding with final 3D post processing. This same scenario works equally for real product as well.
Another issue that might be raised as a concern specific to 3D is the use of passive versus active process characterization structures. [2] The use of passive structures assumes that post processing required for 3D integration does not affect underlying circuitry. In general, this assumption whether true or not does not impact many of the integration operations such as handling, bonding alignment, operation yields, repeatability, and quantification of the tasks. This means that passive structures are certainly useful for a large majority of the process characterization, if not all. One can also implement simple active test structures, such as parametric devices, to answer remaining questions. Like passive structures these simple active structures can be done for lower cost and faster turn than final product. But the use of active structures is beyond the scope of this presented work.
Cost Effectiveness
The simple nature of the passive test structures means they adapt easily and quickly for 3D layouts with minimal resources. All of the defined structures require only top metal from backend (CMOS) processing plus the necessary 3D integration post-processing layers. This translates to lower mask costs, faster processing times, and greater yields ensuring sufficient build volumes at reasonable cost.
Metrics
To quantitatively assess process margins a given mask set will usually incorporate a variety of variations on at least a subset of the test structures.
For example, a set of serp combs with varying lengths and interconnect pad areas. Long chains of minimum size pads stress the limits of assembly operation and can be used to calculate yields. A short chain using large pads will likely yield even under very poor assembly operations. This can serve as a sanity check when long chains fail to yield at all. Yield loss in the short chains might call into question cleaning procedures or provide helpful and simpler diagnostics for failure analysis.
In addition to the basic test structures it is important to include features that enable assessing process operations results. This includes a significant number of bonding targets, and orthogonal alignment measurement verniers. Since test structure die may be prepared and used for die or wafer level bonding, targets get replicated sometimes per structure, per die, and per reticle field. Similarly, we include targets to support face-to-face and face-to-back alignment to support operations across a suite of equipment rather than targeting a single tool.
We have found it useful to include labeling in top metal as part of the targets. The labeling serves to assist operators in aligning and orienting mating assemblies accurately. In the case of backside alignment targets, for example, we add location arrows that direct the operator in finding the actual targets. The singular microscopic mask information can be otherwise very difficult to locate across the relatively large wafer surface.
Cyclops
Although we have developed various masksets for 3D process characterization, this work specifically addresses elements of one specific design designated as the Cyclops design. Referring to the one eyed character of the Odyssey, this design utilizes a single mask design mirrored to itself for assembly. Thus each wafer effectively only has one eye, but together they yield a pair of eyes.
The self-matching assembly aspect extends the utility of this maskset. The mask design can be used for essentially all combinations of die-to-die, die-to-wafer, and wafer-to-wafer assembly. The significance of this is that it means one can make an assessment of all these methods on an equal one-toone basis since all approaches share a common dependence on the mask design.
Mask reuse translates to a significant cost savings. But more significantly all assembly methods can be evaluated from a single lot built since the same design serves both halves of assemblies and supplies both wafers and die.
Field Definition
For the particular design we defined an exact 12.5x12.5 mm field. This includes the stepper frame of process targets and sets the stepping pitch. This results in approximately 80 fields on a 6" wafer.
The 12.5 mm field is sub divided into a 4x4 array of 2.5 mm fields for test structure elements. This leaves 1.25 mm wide by 2.5 mm high side areas for probe pad placement and 1.25 mm high regions at the top and bottom for stepper targets. Figure 5 shows these basic features of the Cyclops field. With properly stepped placement on a wafer, the pattern will align to itself for wafer to wafer bonding. As die, 12.5x12.5 fields may be scribed individually or in blocks such as 25x25 or 12.5x25 for varied aspect ratio. Since alignment targets repeat for each field virtually any combination is possible. 
2X10 Test Pads
The side areas are sufficient to fit a 2x10 array of 100 um pads on 200 um pitch. Specific to our environment, this pad array fits our standard test interface relative to probe stations. This results in additional savings since the entire test infrastructure already exists.
Extending this commonality, we use the same pin out for each of the pad arrays. This enables writing a single test routine to measure and log results for each of the 4 variations.
Baseline Test Characterization Vehicle (TCV)
As observed from Figure 5 each field includes 4 very similar horizontally oriented test characterization vehicle subfields 2.5x12.5mm in size. Each TCV includes:
 A dedicated 2x10 probe interface.  A pair of 4-point 3D serp combs.  A single Kelvin contact surrounded by loading vias.  Numerous 3D targets and fiducials. Figure 6 shows greater detail for an example field that delineates each of these elements. Observe the mirror axis on the right side of the figure. The right half of the structure (not shown simply includes the mating pattern to those elements shown. The set of 4 TCVs implement a design of experiments around geometry variations as given in Table 1 . In addition, to pad variations each TCV represents chain variations as given in Table 2 . 2x5  10x10  40  5x5  10x10  40  10x10  20x20  40  15x15 25x25 40 Nominal serp combs baseline an array of 48x40 bump pads. (This is a relatively low number dictated by the rather large geometries of this particular design.) The short chain has a quarter the number of bumps and the long chain implements an 84x40 array in a single serpentine without combs. With removal of the combs, the long chain adds intermediate taps at 25 and 50% points for additional diagnostics. Resistance of each nominal chain is approximately 500 ohms driven by the interconnect metal. Figure 7 shows a simplified layout of the serb comb design. This design varies somewhat the pattern shown earlier in order to accommodate a particular test of interest to the specific work. The figure shows the mirrored layout concept used in Cyclops. The top section shows continuity for a single die pattern. When this pattern is overlayed on itself by 3D assembly, each half completes a full pattern die-to-die for a total of two chains per pattern. Table 3 shows the 2x10 probe definition that identifies the force/sense connections to the serpentine chains and Kelvin via contacts. This interface requires only a switch matrix and basic parametric measurement unit (PMU) for test and characterization.
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Testing
In order to test Cyclops access must be made to the 2x10 probe pads. The method of doing this varies depending on the method of assembly. For die-to-die pieceparts we simply scribe the die initially without the right side pad keep out region. When the die mate the pads are automatically exposed as seen in the photo of Figure 8 . In the case of wafer-wafer bonding, pad access requires an additional backside etch. This is done from both backsides exposing half the probing sites from each backside respectively. The pad keep out area of each TCV ensures open area above each set of pads. The pads incorporate a generous boundary area to relax the backside alignment and etch parameters. Table 4 shows some very early data collected for a small sample of manually assembled die-to-die stacks. This particular lot incurred a lithography problem that led to very poor yields and consistency across the lot, but one can clearly see yield differences across the range of pad sizes that relates to alignment. The NO VIA column represents a planar serp comb routing pattern that does not include any vias. This data is used for backing out via resistance in other chains. Its variance is indicative of the poor lot lithography. 
SIGNAL PAD SIGNAL
Extended For Multilayer Characterization
As passive structures, any of the 3D interconnect patterns are very easily extended to support 3 or more layers of stacking. For multi layer stacking intermediate layers need not consist of anything more than feedthrough layers utilizing TSVs, as shown for the Kelvin structure example in Figure 9 . It is important obviously that all layers implement the same frame size and stepper pitch in order to support all methods of die level and wafer level assembly.
Conclusions
This work presents the architecture for a cost effective surrogate for process prove-in that has been demonstrated. It has enabled numerous experiments without the expense or delays of actual product.
The adaptability of the test structure designs makes it quick and easy to adapt layouts to be effective surrogates for 3D tooling and process prove-in. The unique patterning of the Cyclops layout extends its utility for side by side 3D process comparisons.
